

Single-Ended, Analog-Input 24Bit, 96kHz Stereo ADC

■ FEATURES

- · 24Bit Delta-Sigma Stereo ADC
- Single-Ended Voltage Input: 3 Vp-p
- · High Performance
 - THD+N: -90dB (Typical)
 - SNR: 99dB (Typical)
 - Dynamic Range: 99dB (Typical)
- Flexible PCM Audio Interface
 - Master- or Slave-Mode Selectable
 - Data Formats: 24Bit I²S, 24Bit Left-Justified
- · Power Down and Reset by Halting System Clock
- · Analog Antialias LPF Included
- Sampling Rate: 8 kHz–96 kHz
- · System Clock: 256 f_S, 384 f_S, 512 f_S
- Resolution: 24 Bits
- · Dual Power Supplies
 - 5V for Analog
 - 3.3V for Digital
- · TSSOP14 Package

BLOCK DIAGRAM

APPLICATIONS

- DVD Recorder
 Digital TV
- \cdot AV Amplifier or Receiver \cdot MD Player
- CD Recorder
 Multitrack Receiver
- · Electric Musical Instrument

DESCRIPTION

The HT91808 device is a high-performance, lowcost, single-chip, stereo analog-to-digital converter with single-ended analog voltage input. The HT91808 device uses a delta-sigma modulator with 64-times oversampling and includes a digital decimation filter and high-pass filter that removes the dc component of the input signal. For various applications, the HT91808 device supports master and slave mode and two data formats in serial audio interface.

The device is available in TSSOP14 package.





Contents

FE/	ATURE	ES	. 1
AP	PLICA	TIONS	. 1
DE	SCRIP	TION	. 1
BL		DIAGRAM	. 1
TEI	RMINA		. 4
TEI	RMINA		. 4
OR	DERIN		. 5
Orc	dering	Number	. 5
Pro	oductio	on Tracking Code	. 5
ELI	ECTRI		. 6
•	Abso	lute Maximum Ratings	. 6
•	Reco	mmended Operating Conditions	. 6
•	Data	Format	. 7
•	Input	/ output Logic	. 7
•	DC A	ccuracy	. 7
•	Dyna	mic Performance	. 7
•	Anal	og Input	. 8
•	Digit	al Filter Performance	. 8
•	Powe	er Supply Requirements	. 8
•	Timir	ng Requirements	. 9
AP	PLICA	TION INFORMATION	12
1.	Featu	Ire Description	12
	1.1.	Hardware Control	12
	1.2.	System Clock	12
	1.3.	Synchronization with Digital Audio System	12
	1.4.	Power On	13
	1.5.	Serial Audio Data Interface	13
2.	Devi	ce Functional Modes	15
	2.1.	Fade-In and Fade-Out Functions	15
	2.2.	Clock-Halt Power-Down and Reset Function	15
3.	Appl	ication and Implementation	15
	3.1.	Application Information	15
	3.2.	Typical Application	16
			_

深圳市家阜康科技有限公司 SHENZHENSHI YONGFUKANG TECHNOLOGY CO.,LTD

HT91808 AD Converter

4.	Powe	er Supply Recommendations
5.	Layo	put
	5.1.	VCC, VDD Pins
	5.2.	AGND, DGND Pins
	5.3.	VINL, VINR Pins
	5.4.	VREF Pin
	5.5.	DOUT Pin
	5.6.	System Clock
	5.7.	Layout Example
PA	CKAG	E OUTLINE



TERMINAL CONFIGURATION



TSSOP14 Top View

■ TERMINAL FUNCTION

Terminal No.	NAME	I/O ¹	Description
1	VREF	-	Reference-voltage decoupling (= 0.5 VCC).
2	AGND	-	Analog GND
3	VCC	-	Analog power supply, 5V
4	VDD	-	Digital power supply, 3.3V
5	DGND	-	Digital GND
6	SCKI	I	System clock input; 256 fs, 384 fs or 512 fs ²
7	LRCK	I/O	Audio-data latch-enable input or output ³
8	BCK	I/O	Audio-data bit-clock input or output ³
9	DOUT	0	Audio-data digital output
10	MD0	I	Audio-interface mode select 0 ⁴
11	MD1	I	Audio-interface mode select 1 ⁴
12	FMT	I	Audio-interface format select ⁴
13	INL	I	Analog input, L-channel
14	INR		Analog input, R-channel

¹ I: input O: output G: GNDP: Power

² Schmitt-trigger input, 5V tolerant

³ Schmitt-trigger input with internal pulldown (100-k Ω , typical)

⁴ Schmitt-trigger input with internal pulldown (100-kΩ, typical), 5V tolerant



ORDERING INFORMATION

Part Number	Package Type	Marking	Operating Temperature Range	Shipping Package / MOQ
HT91808MTNR	TSSOP14 (MTN)	HT91808 YYYMAAB ⁵	-40 ℃ ~85 ℃	Tape and Reel (R) / 3000pcs

Part Number



Production Tracking Code



⁵ YYYMAAB is production tracking code



ELECTRICAL CHARACTERISTICS⁶

• Absolute Maximum Ratings⁷

PARAMETER	SYMBOL	MIN	MAX	UNIT
Analog supply voltage range	VCC	-0.3	6.5	V
Digital supply voltage range	VDD	-0.3	4	V
Digital input voltage, LRCK, BCK, DOUT	Vin	-0.3	(VDD+0.3)<4	V
Digital input voltage, SCKI, MD0, MD1, FMT	Vin	-0.3	6.5	V
Analog input voltage, INL, INR, VREF	Vin	-0.3	(VCC+0.3)<6.5	V
Input current (any pins except supplies)			±10	mA
Junction temperature range	TJ		150	°C
Storage temperature range	T _{STG}	-50	150	°C

• Recommended Operating Conditions

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Analog supply voltage	VCC	4.5	5	5.5	V
Digital supply voltage	VDD	2.7	3.3	3.6	V
Analog input voltage, full scale (-0dB), VCC = 5V	Vin			3	Vpp
High input logic level ⁸	Vih	2		VDD	VDC
Low input logic level ⁷	VIL	0		0.8	VDC
High input logic level ⁹¹⁰	Vih	2		5.5	VDC
Low input logic level ⁸⁹	VIL	0		0.8	VDC
Digital input logic family		7	TTL compa	tible	
Digital input clock frequency, system clock		2.048		49.152	MHz
Digital input clock frequency, sampling clock		8		96	kHz
Digital output load capacitance				20	pF
Operating ambient temperature range	TA	-40		85	°C
Junction temperature	TJ			150	°C

⁶ Depending on parts and PCB layout, characteristics may be changed.

⁷ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability

⁸ Pins 7, 8: LRCK, BCK (Schmitt-trigger input, with 100-kΩ typical pulldown resistor, in slave mode)

⁹ Pin 6: SCKI (Schmitt-trigger input, 5V tolerant)

¹⁰ Pins 10–12: MD0, MD1, FMT (Schmitt-trigger input, with 100-kΩ typical pulldown resistor, 5V tolerant)



• Data Format

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Resolution				24		Bits
Audio data interface format			ľ	² S, left-justified	ł	
Audio data bit length				24		Bits
Audio data format			MSB-1	first, 2s comple	ement	
Sampling frequency	fs		8	48	96	kHz
		256 fs	2.048	12.288	24.576	MHz
System clock frequency		384 f _S	3.072	18.432	36.864	MHz
		512 f _S	4.096	24.576	49.152	MHz

• Input / output Logic

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
High input logic level ⁷	Vih		2		VDD	VDC
Low input logic level ⁷	VIL		0		0.8	VDC
High input logic level ⁸⁹	VIH		2		5.5	VDC
Low input logic level ⁸⁹	VIL		0		0.8	VDC
High input logic current ⁸	Ін	VIN = VDD			±10	uA
Low input logic current ⁸	IIL	VIN = 0 V			±10	uA
High input logic current ⁷⁹	IIн	VIN = VDD		33	50	uA
Low input logic current ⁷⁹	lı∟	VIN = 0 V			±10	uA
High output logic level ¹¹	V _{OH}	$I_{OUT} = -4 \text{ mA}$	2.8			VDC
Low output logic level	Vol	I _{OUT} = 4 mA			0.5	VDC

• DC Accuracy

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Gain mismatch, channel-to-channel				±1		% of FSR
Gain error				±3		% of FSR

• Dynamic Performance¹²

T_A = 25°C, VCC = 5V, VDD = 3.3V, master mode, fs = 48kHz, system clock = 512fs, 24-bit data, unless otherwise noted.

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
		VIN = -0.5dB, fs = 48kHz	-90 -80 -37 -39 99 0	dB		
Total Harmonic	THD+N	VIN = -0.5dB, fs = 96kHz, system clock = 256 fs,		-80		dB
Distortion + Noise	TIDEN	$VIN = -60 \text{ dB}, \text{ f}_{S} = 48 \text{ kHz}$	= 48kHz -90 0 = 96kHz, -80 0 256 fs, -37 0 = 48 kHz -37 0 = 96kHz, -39 0 = 99 0 0 n clock = 101 0 hted 99 0 x 97 0	dB		
		VIN = -60dB, fs = 96kHz, system clock = 256 f _S ,		-39	-90 -80 -37 -39 99 101 99 101 97	dB
		fs = 48kHz, A-weighted		99		dBVDC
Dynamic Range	DR	fs = 96kHz, system clock = 256 f _S , A-weighted		101		dBVDC
		fs = 48kHz, A-weighted		99		dB
Signal-to-noise ratio	SNR	fs = 96kHz, system clock = 256 f _s , A-weighted		101		dB
		fs = 48kHz		97		dB
Channel separation	CS	fs = 96kHz, system clock = 256 fs	-0.5dB, fs = 48kHz -90 -0.5dB, fs = 96kHz, -80 em clock = 256 fs, -80 -60 dB, fs = 48 kHz -37 -60dB, fs = 96kHz, -39 em clock = 256 fs, -39 em clock = 256 fs, -39 em clock = 256 fs, -39 kHz, A-weighted 99 kHz, system clock = 101 6 fs, A-weighted 99 kHz, system clock = 101 6 fs, A-weighted 99 kHz, system clock = 101 fs = 48kHz 97 kHz, system clock = 91		dB	

¹¹ Pins 7–9: LRCK, BCK (in master mode), DOUT

¹² Testing of analog performance specifications uses an audio measurement system by Audio Precision[™] with 400Hz HPF and 20kHz LPF in RMS mode.



• Analog Input

 $T_{A} = 25^{\circ}C, \ VCC = 5V, \ VDD = 3.3V, \ master \ mode, \ fs = 48kHz, \ system \ clock = 512fs, \ 24-bit \ data, \ unless \ otherwise \ noted.$

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Input voltage				0.6Vcc		Vpp
Center voltage (VREF)				0.5Vcc		V
Input impedance				70		kΩ
Antialiasing filter frequency response		– 3 dB		1.3		MHz

• Digital Filter Performance

T_A = 25°C, VCC = 5V, VDD = 3.3V, master mode, fs = 48kHz, system clock = 512fs, 24-bit data, unless otherwise noted.

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Pass band					0.454 fs	Hz
Stop band			0.583 f _S			Hz
Pass-band ripple					± 0.05	dB
Stop-band attenuation			- 65			dB
Delay time				17.4 / fs		
HPF frequency response		- 3 dB		0.019f _S /1000		

• Power Supply Requirements

 $TA = 25^{\circ}C$, VCC = 5V, VDD = 3.3V, master mode, fs = 48kHz, system clock = 512fs, 24-bit data, unless otherwise noted.

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Analog supply current	ICC	fs = 48 kHz or fs = 96 kHz system clock = 256fs		5.1		mA
0 11 2		Powered down ¹³		1		uA
Digital supply current	IDD	fs = 48 kHz		5.9		mA
		fs = 96 kHz, system clock = 256fs		10.2		mA
		Powered down ¹²		90		uA
Power dissipation		f _S = 48 kHz		45		mW
		f _S = 96 kHz, system clock = 256fs		59		mW
		Powered down ¹²		300		μW

¹³ Power-down and reset functions enabled by halting SCKI, BCK, LRCK.



• Timing Requirements

PARAMETER	SYMBOL	MIN	TYP	MAX	UNI
SYSTEM CLOCK TIMING					
System clock pulse duration, HIGH	t _{w(SCKH)}	8			ns
System clock pulse duration, LOW	t _{w(SCKL)}	8			ns
System clock duty cycle		40%		60%	
CLOCK-HALT POWER-DOWN AND RESE	T TIMING	·			
Delay time from SCKI halt to internal reset	t _(CKR)	4			us
Delay time from SCKI resume to reset release	t(RST)			1024SCKI	Us
Delay time from reset release to DOUT output	t _(REL)			8960fs	Us
AUDIO DATA INTERFACE TIMING (Slave	Mode: LRCK and BC	CK Work as Inputs) ¹⁴	1		
BCK period	t(BCKP)	1 / (64 fs)			ns
BCK pulse duration, HIGH	t(вскн)	1.5 × t(SCKI)			ns
BCK pulse duration, LOW	t(BCKL)	1.5 × t(SCKI)			ns
LRCK setup time to BCK rising edge	t(LRSU)	50			ns
LRCK hold time to BCK rising edge	t(LRHD)	10			ns
LRCH period	t(LRCP)	10			us
Delay time, BCK falling edge to DOUT valid	t(CKDO)	-10		40	ns
Delay time, LRCK edge to DOUT valid	t _(LRDO)	-10		40	ns
Rise time of all signals	tr			20	ns
Fall time of all signals	tr			20	ns
AUDIO DATA INTERFACE TIMING (Master	r Mode: LRCK and E	CK Work as Output	s) ¹⁵		
BCK period	t _(BCKP)	150	1 / (64 fs)	2000	ns
BCK pulse duration, HIGH	t(вскн)	65		1200	ns
BCK pulse duration, LOW	t(BCKL)	65		1200	ns
Delay time, BCK falling edge to LRCK valid	t _(BCKR)	-10		20	ns
LRCK period	t(LRCP)	10	1/fs	125	ns
Delay time, BCK falling edge to DOUT valid	t _(CKDO)	-10		20	ns
Delay time, LRCK edge to DOUT valid	t(LRDO)	-10		20	ns
Rise time of all signals	tr			20	ns
Fall time of all signals	tr			20	ns
AUDIO CLOCK INTERFACE TIMING (Mast	er Mode: BCK Work	as Outputs) ¹⁶			
AUDIO GLOGA INTERFACE TIMING (Masi					



Figure 1 System Clock Timing

¹⁴ Timing measurement reference level is 1.4 V for input and 0.5 VDD for output. Rise and fall times are from 10% to 90% of the input-output signal swing. Load capacitance of DOUT is 20 pF. t(_{SCKI}) is the SCKI period.

¹⁵ Timing measurement reference level is 0.5 VDD. Rise and fall times are from 10% to 90% of the input-output signal swing. Load capacitance of all signals is 20 pF

¹⁶ Timing measurement reference level is 1.4 V for input and 0.5 VDD for output. Load capacitance of BCK is 20 pF. This timing applies when SCKI frequency is less than 25 MHz











Figure 4 Audio Data Interface Timing (Slave Mode: LRCK and BCK Work as Inputs)



Figure 5 Audio Data Interface Timing (Master Mode: LRCK and BCK Work as Outputs)



Figure 6 Audio Clock Interface Timing (Master Mode: BCK Works as Output)

APPLICATION INFORMATION

The HT91808 is high-performance, low-cost, single-chip, stereo analog-to-digital converter with single-ended analog voltage input. The HT91808 uses a delta-sigma modulator with 64-times oversampling and includes a digital decimation filter and high-pass filter that removes the dc component of the input signal. For various applications, the HT91808 supports master and slave mode and two data formats in serial audio interface up to 96-kHz sampling. These features are controlled through hardware by pulling pins high or low with resistors or a controller GPIO. The HT91808 also supports a power-down and reset function by means of halting the system clock.

1. Feature Description

1.1.Hardware Control

Pins FMT, MD0, and MD1 allow the device to be controlled by either pullup or pulldown resistors as well as GPIO from a digital IC. These controls allow the option of switching between I2S or left-justified, and in which interface mode the device operates

1.2.System Clock

The HT91808 device supports 256 f_s , 384 f_s , and 512 f_s as system clock, where f_s is the audio sampling frequency. The system clock input must be on SCKI (pin 6).

The HT91808 device has a system-clock detection circuit which automatically senses if the system-clock operation is at 256 f_s , 384 f_s , or 512 f_s in slave mode. In master mode, control of the system clock frequency must be through the serial control port, which uses MD1 (pin 11) and MD0 (pin 10). An internal circuit automatically divides down the system clock to generate frequencies of 128 f_s and 64 f_s , which operate the digital filter and the delta-sigma modulator, respectively.

Table 1 shows some typical relationships between sampling frequency and system clock frequency, and Figure 1 shows system clock timing.

MCLK/LRCK must be an integer ratio, as shown in Table 2.

SAMPLING FREQUENCY (kHz)	SYSTEM CLOCK FREQUENCY (MHz)			
	256×fs	384×fs	512×fs	
8	2.048	3.072	4.096	
16	4.906	6.144	8.192	
32	8.192	12.288	16.384	
44.1	12.2896	16.9344	22.5792	
48	12.288	18.432	24.576	
64	16.384	24.576	32.768	
88.2	22.5792	33.8688	45.1584	
96	24.576	36.864	49.152	

Table 1 Common Clock Frequencies

1.3.Synchronization with Digital Audio System

In slave mode, the HT91808 device operates under LRCK (pin 7), synchronized with system clock SCKI (pin 6). The HT91808 device does not require a specific phase relationship between LRCK and SCKI, but does



require the synchronization of LRCK and SCKI.

If the relationship between LRCK and SCKI changes more than ± 6 BCKs for 64 BCK/frame (± 5 BCKs for 48 BCK/frame) during one sample period due to LRCK or SCKI jitter, internal operation of the ADC halts within 1 / f_s and digital output goes to zero data (BPZ code) until resynchronization between LRCK and SCKI occurs.

In the case of changes less than ±5 BCKs for 64 BCK/frame (±4 BCKs for 48 BCK/frame), resynchronization does not occur, and the previously described digital output control and discontinuity do not occur.

Figure 7 illustrates the digital output response for loss of synchronization and resynchronization. During undefined data, the HT91808 device can generate some noise in the audio signal. Also, the transition of normal data to undefined data creates a discontinuity in the digital output data, which can generate some noise in the audio signal. The digital output is valid after resynchronization completes and the time of 32 / fS has elapsed.

Because the fade-in operation is performed, it takes additional time of 48 / fin or 48 / f_s to obtain the level corresponding to the analog input signal. In the case of loss of synchronization during the fade-in or fade-out operation, the operation stops and DOUT (pin 9) goes to zero data immediately. The fade-in operation resumes from mute after the time of 32 / f_s following resynchronization.



Figure 7 ADC Digital Output for Loss of Synchronization and Resynchronization

1.4.Power On

The HT91808 device has an internal power-on-reset circuit, and initialization (reset) occurs automatically when the power supply (VDD) exceeds 2.2 V (typical). While VDD < 2.2 V (typical), and for 1024 systemclock counts after VDD > 2.2 V (typical), the HT91808 device stays in the reset state and the digital output remains zero. After release of the reset state, 8960 / fS seconds must pass before the digital output becomes valid. Because of the performing of the fade-in operation, it takes additional time of 48 / fin or 48 / fS to obtain the data corresponding to the analog input signal. Figure 2 illustrates the power-on timing and the digital output.

1.5.Serial Audio Data Interface

The HT91808 device interfaces the audio system through LRCK (pin 7), BCK (pin 8), and DOUT (pin 9).

1.5.1 Interface Mode



MD1 (pin 11) and MD0 (pin 10) select master mode and slave mode as interface modes, both of which the HT91808 device supports. Table 2 shows the interface-mode selections. It is necessary to set MD1 and MD0 prior to power on.

In master mode, the HT91808 device provides the timing of serial audio data communications between the HT91808 device and the digital audio processor or external circuit. While in slave mode, the HT91808 device receives the timing for data transfer from an external controller.

MD1 (PIN 11)	MD0 (PIN 10)	INTERFACE MODE	
Low	Low	Slave mode (256 f_s , 384 f_s , 512 f_s autodetection)	
Low	High	Master mode (512 fs)	
High	Low	Master mode (384 fs)	
High	High	Master mode (256 fs)	

Table 2 Interface Modes

In master mode, BCK and LRCK work as output pins, timing which from the clock circuit of the HT91808 device controls these pins. The frequency of BCK is constant at 64 BCK/frame.

In slave mode, BCK and LRCK work as input pins. The HT91808 device accepts 64BCK/frame or 48BCK/frame format (only for a 384fs system clock), not 32BCK/frame format.

1.5.2 Data Format

Table 3 Interface Modes

FMT (Pin 12)	INTERFACE MODE
Low	l ² S, 24-bit
High	Left-justified, 24-bit

Format 0: FMT = LOW

24-Bit, MSB-First, I²S



Format 1: FMT = HIGH



Figure 8 Audio Data Format (LRCK and BCK Work as Inputs in Slave Mode and as Outputs in Master Mode)



1.5.3 Interface Timing

Figure 4 and Figure 5 illustrate the interface timing in slave mode and master mode, respectively.

2. Device Functional Modes

2.1.Fade-In and Fade-Out Functions

The HT91808 device has fade-in and fade-out functions on DOUT (pin 9) to avoid pop noise, and the functions come into operation in some cases as described in several following sections. Performance of the level changes from 0 dB to mute or mute to 0 dB employs calculated pseudo S-shaped characteristics with zero-cross detection. Because of the zero-cross detection, the time needed for the fade-in and fade-out depends on the analog input frequency (fin). It takes 48 / fin to complete the processing. If there is no zero-cross during $8192 / f_S$, a forced DOUT fade-in or fade-out occurs during $48 / f_S$ (TIME OUT). Figure 9 illustrates the fade-in and fade-out operation processing.



Figure 9 Fade-In and Fade-Out Operations

2.2.Clock-Halt Power-Down and Reset Function

The HT91808 device has a power-down and reset function. Halting SCKI (pin 6) in both master and slave modes triggers this function. The function is available any time after power on. Reset and power down occur automatically 4 μ s (minimum) after the halt of SCKI. During assertion of the clock-halt reset, the HT91808 device stays in the reset and power-down mode, with DOUT (pin 9) forced to zero. Release the reset and power-down mode requires the supply of SCKI. The digital output is valid after release of the reset state and elapse of the time of 1024 SCKI + 8960 / f_s. Performing the fade-in operation takes additional time of 48 / fin or 48 / f_s to attain the level corresponding to the analog input signal. Figure 3 illustrates the clock-halt reset timing.

To avoid ADC performance degradation, BCK (pin 8) and LRCK (pin 7) must synchronize with SCKI within 4480 / f_s after the resumption of SCKI. If it takes more than 4480 / f_s for BCK and LRCK to synchronize with SCKI, mask SCKI until it again achieves synchronization, taking care of glitch and jitter. See the typical circuit connection diagram, Figure 10.

To avoid ADC performance degradation, assertion of the clock-halt reset is necessary when changing system clock SCKI or the audio interface clocks BCK and LRCK (sampling rate f_s) on the fly.

3. Application and Implementation

3.1.Application Information

The HT91808 device is suitable for wide variety of cost-sensitive consumer applications requiring good performance and operation with a 5V analog supply and 3.3V digital supply.



3.2. Typical Application



Figure 10 Typical Circuit Connection Diagram

(1) C1, C2: A 1 μ F electrolytic capacitor gives 2.3 Hz ($\tau = 1\mu$ F × 70 k Ω) cutoff frequency for the input HPF in normal operation and requires a power-on settling time with a 60-ms time constant in the power-on initialization period.

(2) C3, C4: Bypass capacitors, 0.1µF ceramic and 10µF electrolytic, depending on layout and power supply.

(3) C5: Recommended capacitors are 0.1µF ceramic and 10-µF electrolytic.

(4) X1: X1 masks the system clock input when using the clock-halt reset function with external control.

(5) Optional external antialiasing filter could be required, depending on the application.

For this design example, use the parameters listed in Table 4 as the input parameters

Table 4 Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Analog input voltage range	0 Vp-p to 3 Vp-p
Output	PCM audio data
System clock input frequency	2.048 MHz to 49.152 MHz
Output sampling frequency	8 kHz to 96 kHz
Power supply	3.3 V and 5 V

3.2.1 Control Pins

The control pins FMT, MD0, and MD1 should be controlled either by biasing with a 10 k Ω resister to VDD or GND, or by driving with GPIO from the DSP or audio processor.

3.2.2 Master Clock

In this application of the HT91808 device, a PLL170X series device is used as the master clock source to drive both the HT91808 and the DSP or audio processor synchronously. With the addition of the AND gate, the operation of the HT91808 device can be halted by control of the MASK bit. A crystal that operates at the standard audio multiples can also be used.



3.2.3 DSP or Audio Processor

In this application, the DSP or audio processor is acting as the audio master, and the HT91808 is acting as the audio slave. This means the DSP or audio processor must be able to output audio clocks that the HT91808 can use to process audio signals.

3.2.4 Input Filters

For the analog input circuit, an ac coupling capacitor should be placed in series with the input. This will remove the dc component of the input signal. An RC filter can also be implemented to filter out-of-band noise to reduce aliasing. The equation below can be used to calculate the cutoff frequency of the optional RC filter for the input.

$$f_c = \frac{1}{2\Pi RC}$$

4. Power Supply Recommendations

The HT91808 device requires a 5V nominal supply and a 3.3V nominal supply. The 5V supply is for the analog circuitry powered by the VCC pin. The 3.3V supply is for the digital circuitry powered by the VDD pin. The decoupling capacitors for the power supplies should be placed close to the device terminals.

A VCC that varies from the nominal 5 V affects the reference voltage for the input. This has a slight impact on the data conversion of the device.

5.Layout

5.1.VCC, VDD Pins

Bypass the digital and analog power supply lines to the HT91808 device to the corresponding ground pins with both 0.1μ F ceramic and 10μ F electrolytic capacitors as close to the pins as possible to maximize the dynamic performance of the ADC.

5.2.AGND, DGND Pins

To maximize the dynamic performance of the HT91808 device, there are no internal connections to the analog and digital grounds. These grounds should have low impedance to avoid digital noise feedback into the analog ground. They should be connected directly to each other under the HT91808 device package to reduce potential noise problems.

5.3.VINL, VINR Pins

VINL and VINR are single-ended inputs. These inputs have integrated antialias low-pass filters to remove the high-frequency noise outside the audio band. If the performance of these filters is not adequate for an application, the application requires appropriate external antialiasing filters. An appropriate choice would typically be a passive RC filter in the range of 100 Ω and 0.01 µF to 1 k Ω and 1000 pF.

5.4.VREF Pin

To ensure low source impedance of the ADC references, the recommended capacitors between VREF and AGND are 0.1μ F ceramic and 10μ F electrolytic. These capacitors should be located as close as possible to the VREF pin to reduce dynamic errors on the ADC references.

5.5.DOUT Pin

The DOUT pin has a large load-drive capability, but if the DOUT line is long, a recommended practice is to locate a buffer near the HT91808 device and minimize load capacitance to minimize the digital-analog crosstalk and maximize the dynamic performance of the ADC.

5.6.System Clock

The quality of the system clock can influence dynamic performance, as the HT91808 device operates based on a system clock. Therefore, it may be necessary to consider the system clock duty, jitter, and the time difference between system clock transition and BCK or LRCK transition in slave mode.



5.7.Layout Example



Figure 11 HT91808 Layout Example



■ PACKAGE OUTLINE



Symbol	Dimensions in Millimeters			
	Min.	NOM	Max.	
D	4.900	5.000	5.100	
Е	4.300	4.400	4.500	
b	0.200	-	0.280	
с	0.130	-	0.170	
E1	6.200	6.400	6.600	
А			1.200	
A2	0.900	1.000	1.050	
A1	0.050	-	0.150	
e	0.65(BSC)			
L	0.450	0.600	0.750	
θ	0°	-	8°	